

TSD5N65M/TSU5N65M


650V N-Channel MOSFET

General Description

This Power MOSFET is produced using Truesemi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features


- 3.0A,650V,Max. $R_{DS(on)}=3.0\ \Omega$ @ $V_{GS}=10V$
- Low gate charge(typical 16nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



D-PAK (TO-252)



I-PAK (TO-251)



Absolute Maximum Ratings

$T_J=25^{\circ}C$ unless otherwise specified

| Symbol | Parameter | Value | Units | |
|----------------|--|----------------------|----------------|---|
| V_{DSS} | Drain-Source Voltage | 650 | V | |
| V_{GS} | Gate-Source Voltage | ± 30 | V | |
| I_D | Drain Current | $T_C = 25^{\circ}C$ | 3.0 | A |
| | | $T_C = 100^{\circ}C$ | 1.8 | A |
| I_{DM} | Pulsed Drain Current (Note 1) | 12 | A | |
| E_{AS} | Single Pulsed Avalanche Energy (Note 2) | 210 | mJ | |
| E_{AR} | Repetitive Avalanche Energy (Note 1) | 5.8 | mJ | |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 4.5 | V/ns | |
| P_D | Power Dissipation ($T_C = 25^{\circ}C$) -Derate above $25^{\circ}C$ | 58 | W | |
| | | 0.46 | W/ $^{\circ}C$ | |
| T_J, T_{STG} | Operating and Storage Temperature Range | -55 to +150 | $^{\circ}C$ | |
| T_L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300 | $^{\circ}C$ | |

* Drain current limited by maximum junction temperature.

Thermal Resistance Characteristics

| Symbol | Parameter | Max | Units |
|-----------------|---|------|---------------|
| $R_{\theta JC}$ | Thermal Resistance,Junction-to-Case | 2.16 | $^{\circ}C/W$ |
| $R_{\theta JA}$ | Thermal Resistance,Junction-to-Ambient* | 50 | $^{\circ}C/W$ |
| $R_{\theta JA}$ | Thermal Resistance,Junction-to-Ambient | 110 | $^{\circ}C/W$ |

Electrical Characteristics $T_J=25\text{ }^\circ\text{C}$ unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|--------|-----------|-----------------|-----|-----|-----|-------|
|--------|-----------|-----------------|-----|-----|-----|-------|

On Characteristics

| | | | | | | |
|--------------|-----------------------------------|---|-----|-----|-----|----------|
| V_{GS} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$ | 3.0 | -- | 5.0 | V |
| $R_{DS(ON)}$ | Static Drain-Source On-Resistance | $V_{GS} = 10\text{ V}, I_D = 1.5\text{ A}$ | -- | 2.5 | 3.0 | Ω |
| g_{FS} | Forward Transconductance | $V_{DS}=40\text{V}, I_D=1.5\text{A}$ (Note 4) | -- | 4.7 | -- | S |

Off Characteristics

| | | | | | | |
|--------------------------------|---|---|-----|------|------|---------------------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$ | 650 | -- | -- | V |
| $\Delta BV_{DSS} / \Delta T_J$ | Breakdown Voltage Temperature Coefficient | $I_D = 250\text{ }\mu\text{A}$, Referenced to $25\text{ }^\circ\text{C}$ | -- | 0.65 | -- | $\text{V}/^\circ\text{C}$ |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 650\text{ V}, V_{GS} = 0\text{ V}$ | -- | -- | 10 | μA |
| | | $V_{DS} = 520\text{ V}, T_J = 125\text{ }^\circ\text{C}$ | -- | -- | 10 | μA |
| I_{GSSF} | Gate-Body Leakage Current, Forward | $V_{GS} = 30\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | 100 | nA |
| I_{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | -100 | nA |

Dynamic Characteristics

| | | | | | | |
|-----------|------------------------------|--|----|-----|----|----|
| C_{iss} | Input Capacitance | $V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ | -- | 560 | -- | pF |
| C_{oss} | Output Capacitance | | -- | 55 | -- | pF |
| C_{rss} | Reverse Transfer Capacitance | | -- | 7 | -- | pF |

Switching Characteristics

| | | | | | | |
|--------------|---------------------|--|----|-----|----|----|
| $t_{d(on)}$ | Turn-On Time | $V_{DS} = 300\text{ V}, I_D = 4.5\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4,5) | -- | 10 | -- | ns |
| t_r | Turn-On Rise Time | | -- | 40 | -- | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | -- | 40 | -- | ns |
| t_f | Turn-Off Fall Time | | -- | 50 | -- | ns |
| Q_g | Total Gate Charge | $V_{DS} = 480\text{ V}, I_D = 4.5\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 4,5) | -- | 16 | -- | nC |
| Q_{gs} | Gate-Source Charge | | -- | 2.5 | -- | nC |
| Q_{gd} | Gate-Drain Charge | | -- | 6.5 | -- | nC |

Source-Drain Diode Maximum Ratings and Characteristics

| | | | | | | |
|----------|---|---|----|-----|-----|---------------|
| I_S | Continuous Source-Drain Diode Forward Current | -- | -- | 3.0 | A | |
| I_{SM} | Pulsed Source-Drain Diode Forward Current | -- | -- | 12 | | |
| V_{SD} | Source-Drain Diode Forward Voltage | $I_S=3.0\text{A}, V_{GS} = 0\text{ V}$ | -- | -- | 1.4 | V |
| t_{rr} | Reverse Recovery Time | $I_S=4.5\text{A}, V_{GS} = 0\text{ V}$ | -- | 300 | -- | ns |
| Q_{rr} | Reverse Recovery Charge | $di_F/dt = 100\text{ A}/\mu\text{s}$ (Note 4) | -- | 2.0 | -- | μC |

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $I_{AS}=4.5\text{ A}, V_{DD}=50\text{ V}, R_G=25\text{ }\Omega$, Starting $T_J=25\text{ }^\circ\text{C}$
3. $I_{SD}\leq 4.5\text{ A}, di/dt \leq 200\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25\text{ }^\circ\text{C}$
4. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms






Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms



Package Dimension


TO-252(D-PAK)(A)



| DIM | MILLIMETERS |
|-----|-------------|
| A | 5.34±0.30 |
| B | 6.00±0.30 |
| C | 1.05±0.30 |
| D | 9.95±0.30 |
| E | 0.76±0.15 |
| F | 2.28±0.15 |
| G | 2.30±0.30 |
| H | 1.06±0.30 |
| I | (4-10)° |
| J | 0.51±0.15 |
| K | 0.52±0.15 |
| L | 0.80±0.30 |
| M | 60° |
| N | (0-10)° |
| O | 0.05±0.05 |
| P | 6.60±0.30 |
| Q | 25° |
| R | (4-8.5)° |
| S | R0.40 |
| T | R0.40 |
| U | 0.05±0.05 |
| V | 0.05±0.05 |
| W | 0.90±0.30 |
| a | 1.80±0.30 |
| b | 0.75±0.30 |
| c | 4.85±0.30 |
| d | 5.30±0.30 |
| e | 6.90±0.30 |

Package Dimension

TO-251(I-PAK)(A)



| DIM | MILLIMETERS |
|-----|-------------|
| A | 5.34±0.30 |
| B | 6.00±0.30 |
| C | 1.05±0.30 |
| D | 11.31±0.30 |
| E | 0.76±0.15 |
| F | 2.28±0.15 |
| G | 2.30±0.30 |
| H | 1.06±0.30 |
| I | (4-10)° |
| J | 0.51±0.15 |
| K | 0.52±0.15 |
| L | 0.80±0.30 |
| M | 60° |
| N | 0.75±0.30 |
| O | 1.80±0.30 |
| P | 6.60±0.30 |
| Q | 4.85±0.30 |
| R | (4-8.5)° |
| S | 5.30±0.30 |
| T | 6.90±0.30 |
| U | 0.05±0.05 |
| V | 0.05±0.05 |
| W | 1.15±0.25 |
| Y | 0.85±0.25 |

Package Dimension

TO-251(I-PAK)(B)

